Application of reversible logic in integrated circuits results in the improved optimization of power consumption. This technology can be put into use in a variety of low power applications such as quantum computing, optical computing, nano-technology, and Complementary Metal Oxide Semiconductor (CMOS) Very Large Scale Integrated (VLSI) design etc. Logic gates are the basic building blocks in the design of any logic network and thus integrated circuits. In this paper, reversible Dual Key Gate (DKG) and Dual key Gate Pair (DKGP) gates that work singly as full adder/full subtractor are used to realize the basic building blocks of logic circuits. Reversible full adder/subtractor and parallel adder/ subtractor are designed using other reversible gates available in the literature and compared with that of DKG & DKGP gates. Efficient performance of reversible logic circuits relies on the optimization of the key parameters viz number of constant inputs, garbage outputs and number of reversible gates. The full adder/subtractor and parallel adder/subtractor design with reversible DKGP and DKG gates results in least number of constant inputs, garbage outputs, and number of reversible gates compared to the other designs. Thus, this paper provides a threshold to build more complex arithmetic systems using these reversible logic gates, leading to the enhanced performance of computing systems.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Reversible Binary Arithmetic for Integrated Circuit Design


    Beteiligte:
    D. Krishnaveni (Autor:in) / M. Geetha Priya (Autor:in)

    Erscheinungsdatum :

    2018-02-01


    Anmerkungen:

    oai:zenodo.org:1316039
    International Journal of Information, Control and Computer Sciences 11.0(1)



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Klassifikation :

    DDC:    629




    Design and Implementation of a Reversible Logic based 8-Bit Arithmetic and Logic Unit

    Arunachalam, K. / Perumalsamy, M. / Sundaram, C.K. et al. | British Library Online Contents | 2014


    Design and Implementation of a Reversible Logic Based 8-Bit Arithmetic and Logic Unit

    Arunachalam, Kamaraj / Perumalsamy, Marichamy / Kalyana Sundaram, C. et al. | British Library Online Contents | 2014


    Encoding Binary Arithmetic Operations in Integer Programming Formulations

    Conejeros, R. / Vassiliadis, V. S. / Pogiatzis, T. A. | British Library Online Contents | 2014


    Integrated design and operation of urban arterials with reversible lanes

    Zhao, Jing / Ma, Wanjing / Liu, Yue et al. | Taylor & Francis Verlag | 2014


    ARITHMETIC DEVICE, ARITHMETIC METHOD, ARITHMETIC SYSTEM, AND PROGRAM

    NISHIDA NOBUYUKI / TERASHIMA YASUO | Europäisches Patentamt | 2018

    Freier Zugriff