Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
JOURNAL OF MATHEMATICAL MODELLING AND ALGORITHMS ; 6 , 3 ; 433-454
2007-01-01
22 pages
Aufsatz (Zeitschrift)
Englisch
DDC: | 003.3 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
NTRS | 1985
|VLSI Hierarchical Placement Using Discrete Tunneling Algorithm
British Library Online Contents | 1995
|Digital Control Parallel VLSI Processor
British Library Online Contents | 1995
|VLSI implementation of parallel Kalman filters
AIAA | 1982
|Parallel architectures for optoelectronic VLSI processing
British Library Conference Proceedings | 1999
|